











**DRV8886** 

SLVSDA4 - JANUARY 2017

# DRV8886 2-A Stepper Motor Driver With Integrated Current Sense

#### **Features**

- **PWM Microstepping Stepper Motor Driver** 
  - Up to 1/16 Microstepping
  - Non-Circular and Standard ½ Step Modes
- Integrated Current Sense Functionality
  - No Sense Resistors Required
  - ±6.25% Full-Scale Current Accuracy
- Slow and Mixed Decay Options
- 8 to 37-V Operating Supply Voltage Range
- Low  $R_{DS(ON)}$ : 550 m $\Omega$  HS + LS at 24 V, 25°C
- **High Current Capacity** 
  - 3-A Peak Per Bridge
  - 2-A Full-Scale Per Bridge
  - 1.4-A rms Per Bridge
- Fixed Off-Time PWM Current Regulation
- Simple STEP/DIR Interface
- Low-Current Sleep Mode (20 μA)
- Small Package and Footprint
  - 24 HTSSOP PowerPAD™ Package
- **Protection Features** 
  - VM Undervoltage Lockout (UVLO)
  - Charge Pump Undervoltage (CPUV)
  - Overcurrent Protection (OCP)
  - Thermal Shutdown (TSD)
  - Fault Condition Indication Pin (nFAULT)

### **Applications**

- **Bipolar Stepper Motors**
- Multi-Function Printers and Scanners
- Laser Beam Printers
- 3D Printers
- Automatic Teller and Money Handling Machines
- Video Security Cameras
- Office Automation Machines
- Factory Automation and Robotics

#### 3 Description

The DRV8886 is a stepper motor driver for industrial and consumer end equipment applications. The device is fully integrated with two N-channel power MOSFET H-bridge drivers, a microstepping indexer, and integrated current sensing. The DRV8886 is capable of driving up to 2-A full scale or 1.4-A rms output current (24-V and  $T_A = 25$ °C, dependent on PCB design).

The DRV8886 uses an internal current sense architecture to eliminate the need for two external power sense resistors, saving PCB area and system cost. The DRV8886 uses an internal fixed off-time PWM current regulation scheme adjustable between slow and mixed decay options.

A simple STEP/DIR interface allows an external controller to manage the direction and step rate of the stepper motor. The device can be configured in different step modes ranging from full-step to 1/16 microstepping. A low-power sleep mode is provided for very low standby quiescent standby current using a dedicated nSLEEP pin.


Device protection features are provided for supply undervoltage, charge pump faults, overcurrent, short circuits, and overtemperature. Fault conditions are indicated by the nFAULT pin.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8886	HTSSOP (24)	7.80 × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



Copyright © 2017, Texas Instruments Incorporated





## **Table of Contents**

1	Features 1		7.4 Device Functional Modes	27
2	Applications 1	8	Application and Implementation	28
3	Description 1		8.1 Application Information	28
4	Revision History2		8.2 Typical Application	28
5	Pin Configuration and Functions	9	Power Supply Recommendations	31
6	Specifications4		9.1 Bulk Capacitance	31
•	6.1 Absolute Maximum Ratings 4	10	Layout	32
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Example	32
	6.4 Thermal Information	11	Device and Documentation Support	33
	6.5 Electrical Characteristics 6		11.1 Documentation Support	33
	6.6 Indexer Timing Requirements		11.2 Receiving Notification of Documentation Update	es <mark>33</mark>
	6.7 Typical Characteristics 9		11.3 Community Resources	33
7	Detailed Description 11		11.4 Trademarks	33
-	7.1 Overview		11.5 Electrostatic Discharge Caution	33
	7.2 Functional Block Diagram		11.6 Glossary	33
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	33

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
January 2017	*	Initial release.



# 5 Pin Configuration and Functions

# PWP PowerPAD™ Package 24-Pin HTSSOP Top View



#### **Pin Functions**

PIN		TYPE <sup>(1)</sup>	DECODIFICAL		
NAME	NO.	TYPE	DESCRIPTION		
AOUT1	5	•	Mindian Anatom Committee to the state of the		
AOUT2	7	0	Winding A output. Connect to stepper motor winding.		
AVDD	13	PWR	Internal regulator. Bypass to GND with a X5R or X7R, 0.47-µF, 6.3-V ceramic capacitor.		
BOUT1	10	0	Winding B output. Connect to stepper motor winding.		
BOUT2	JT2 8		Winding B duput. Connect to stepper motor winding.		
CPH	2	PWR Charge pump switching node. Connect a X5R or X7R, 0.022-μF, VM-rated ceramic capacitor from CPH to CP			
CPL	1				
DECAY	24	I	Decay-mode setting. Sets the decay mode (see the <i>Decay Modes</i> section). Decay mode can be adjusted during operation.		
DIR	20	-	Direction input. Logic level sets the direction of stepping; internal pulldown resistor.		
DVDD	14	PWR	Internal regulator. Bypass to GND with a X5R or X7R, 0.47-µF, 6.3-V ceramic capacitor.		
ENABLE	18	1	Enable driver input. Logic high to enable device outputs; logic low to disable; internal pulldown resistor.		
GND	12	PWR	Device ground. Connect to system ground.		
MO	21	_	Microstepping mode-setting. Sets the step mode; tri-level pins; sets the step mode; internal pulldown resistor.		
M1	22	I	Microstepping mode-setting. Sets the step mode, threever pins, sets the step mode, internal pulldown resistor.		
PGND	6	PWR	Power ground. Connect to system ground.		
FGND	9	FWK	Power ground. Connect to system ground.		
RREF	16	I	Current-limit analog input. Connect a resistor to ground to set full-scale regulation current.		
STEP	19	-	Step input. A rising edge causes the indexer to advance one step; internal pulldown resistor.		
TRQ	23	I	Current-scaling control. Scales the output current; tri-level pin.		
VCP	3	PWR	Charge pump output. Connect a X5R or X7R, 0.22-µF, 16-V ceramic capacitor to VM.		
VM	4	PWR	Power supply. Connect to motor supply voltage and bypass to GND with two 0.01-µF ceramic capacitors (one for each pin)		
VIVI	11	PWK	plus a bulk capacitor rated for VM.		
nFAULT	15	OD	Fault indication. Pulled logic low with fault condition; open-drain output requires an external pullup resistor.		
nSLEEP	17	I	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown resistor.		

(1) I = input, O = output, PWR = power, OD = open-drain

Copyright © 2017, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	40	V
Power supply voltage ramp rate (VM)	0	2	V/µs
Charge pump voltage (VCP, CPH)	-0.3	VM + 7	V
Charge pump negative switching pin (CPL)	-0.3	VM	V
Internal regulator voltage (DVDD)	-0.3	3.8	V
Internal regulator current output (DVDD)	0	1	mA
Internal regulator voltage (AVDD)	-0.3	5.7	V
Control pin voltage (STEP, DIR, ENABLE, nFAULT, M0, M1, DECAY, TRQ, nSLEEP)	-0.3	5.7	V
Open drain output current (nFAULT)	0	10	mA
Current limit input pin voltage (RREF)	-0.3	6.0	V
Continuous phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-1.0	VM + 1.0	V
Transient 100 ns phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-3.0	VM + 3.0	V
Peak drive current (AOUT1, AOUT2, BOUT1, BOUT2)	0	3	А
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
Electrostatic Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>VM</sub>	Power supply voltage (VM)	8	37	V
VI	Input voltage (DECAY, DIR, ENABLE, M0, M1, nSLEEP, STEP, TRQ)	0	5.3	V
$f_{PWM}$	Applied STEP signal (STEP)	0	100 <sup>(1)</sup>	kHz
I <sub>DVDD</sub>	External load current (DVDD)	0	1 <sup>(2)</sup>	mA
I <sub>FS</sub>	Motor full-scale current (xOUTx)	0	2 <sup>(2)</sup>	А
I <sub>rms</sub>	Motor RMS current (xOUTx)	0	1.4 <sup>(2)</sup>	Α
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

<sup>(1)</sup> STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load(2) Power dissipation and thermal limits must be observed

#### 6.4 Thermal Information

		DRV8886		
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT	
		24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.8	°C/W	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	18.0	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	7.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	7.8	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.3	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# TEXAS INSTRUMENTS

#### 6.5 Electrical Characteristics

at  $T_A = -40$  to 125°C,  $V_{VM} = 8$  to 37 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES (VM, DVDD, AVDD)				·	
VVM	VM operating voltage		8		37	V
$I_{VM}$	VM operating supply current	ENABLE = 1, nSLEEP = 1, No motor load	5 8		8	mA
		nSLEEP = 0; T <sub>A</sub> = 25°C			20	
$I_{VMQ}$	VM sleep mode supply current	nSLEEP = 0; T <sub>A</sub> = 125°C <sup>(1)</sup>			40	μΑ
t <sub>SLEEP</sub>	Sleep time	nSLEEP = 0 to sleep-mode		50	200	μS
t <sub>WAKE</sub>	Wake-up time	nSLEEP = 1 to output transition		0.85	1.5	ms
t <sub>ON</sub>	Turn-on time	VM > UVLO to output transition		0.85	1.5	ms
V <sub>DVDD</sub>	Internal regulator voltage	0- to 1-mA external load	2.9	3.3	3.6	V
V <sub>AVDD</sub>	Internal regulator voltage	No external load	4.5	5	5.5	V
CHARGE	PUMP (VCP, CPH, CPL)					
$V_{VCP}$	VCP operating voltage			VM + 5.5		V
LOGIC-L	EVEL INPUTS (STEP, DIR, ENABL	E, nSLEEP, M1)			<u>'</u>	
V <sub>IL</sub>	Input logic-low voltage		0		0.8	V
V <sub>IH</sub>	Input logic-high voltage		1.6		5.3	V
V <sub>HYS</sub>	Input logic hysteresis			200		mV
I <sub>IL</sub>	Input logic-low current	VIN = 0 V	-1		1	μΑ
Іін	Input logic-high current	VIN = 5 V			100	μΑ
R <sub>PD</sub>	Pulldown resistance	To GND		100		kΩ
t <sub>PD</sub> <sup>(1)</sup>	Propagation delay	STEP to current change			1.2	μS
TRI-LEVE	EL INPUT (M0, TRQ)				<u>'</u>	
V <sub>IL</sub>	Tri-level input logic low voltage		0		0.65	V
V <sub>IZ</sub>	Tri-level input Hi-Z voltage		0.95	1.1	1.25	V
V <sub>IH</sub>	Tri-level input logic high voltage		1.5		5.3	V
I <sub>IL</sub>	Tri-level input logic low current	VIN = 0 V	-90			μΑ
I <sub>IH</sub>	Tri-level input logic high current	VIN = 5 V			155	μΑ
R <sub>PD</sub>	Tri-level pulldown resistance	VIN = Hi-Z, to GND		65		kΩ
R <sub>PU</sub>	Tri-level pullup resistance	VIN = Hi-Z, to DVDD		130		kΩ
QUAD-LE	EVEL INPUT (DECAY)				<u>'</u>	
V <sub>I1</sub>	Quad-level input voltage 1	Can set with 1% 5 kΩ to GND	0		0.14	V
V <sub>I2</sub>	Quad-level input voltage 2	Can set with 1% 15 kΩ to GND	0.24		0.46	V
V <sub>I3</sub>	Quad-level input voltage 3	Can set with 1% 44.2 kΩ to GND	0.71		1.24	V
V <sub>I4</sub>	Quad-level input voltage 4	Can set with 1% 133 kΩ to GND	2.12		5.3	V
Io	Output current	To GND	17	22	27.25	μА
	L OUTPUTS (nFAULT)				<u>'</u>	
V <sub>OL</sub>	Output logic-low voltage	$I_O = 1 \text{ mA}, R_{PULLUP} = 4.7 \text{ k}\Omega$			0.5	V
I <sub>OH</sub>	Output logic-high leakage	$V_O = 5 \text{ V}, R_{PULLUP} = 4.7 \text{ k}\Omega$	-1		1	μА

<sup>(1)</sup> Specified by design and characterization data

# **Electrical Characteristics (continued)**

at  $T_A$  = -40 to 125°C,  $V_{VM}$  = 8 to 37 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
MOTOR DR	IVER OUTPUTS (AOUT1, AOUT	r2, BOUT1, BOUT2)					
R <sub>DS(ON)</sub>	High-side FET on resistance	VM = 24 V, I = 1.4 A, T <sub>A</sub> = 25°C		290	346	mΩ	
R <sub>DS(ON)</sub>	Low-side FET on resistance	VM = 24 V, I = 1.4 A, T <sub>A</sub> = 25°C		260	320	mΩ	
t <sub>RISE</sub> (1)	Output rise time			100		ns	
t <sub>FALL</sub> (1)	Output fall time			100		ns	
t <sub>DEAD</sub> (1)	Output dead time			200		ns	
V <sub>d</sub> <sup>(1)</sup>	Body diode forward voltage	I <sub>OUT</sub> = 0.5 A		0.7	1	V	
PWM CURF	RENT CONTROL (RREF)				·		
A <sub>RREF</sub>	RREF transimpedance gain		28.1	30	31.9	kAΩ	
V <sub>RREF</sub>	RREF voltage	RREF = 18 to 132 k $\Omega$	1.18	1.232	1.28	V	
t <sub>OFF</sub>	PWM off-time			20		μS	
C <sub>RREF</sub>	Equivalent capacitance on RREF				10	pF	
	DIA/A4 blanking time	I <sub>RREF</sub> = 2.0 A, 63% to 100% current setting		1.5		μs	
t <sub>BLANK</sub>	PWM blanking time	I <sub>RREF</sub> = 2.0 A, 0% to 63% current setting		1			
		I <sub>RREF</sub> = 1.5 A, 10% to 20% current setting, 1% reference resistor	-15%		15%		
$\Delta I_{TRIP}$	Current trip accuracy	I <sub>RREF</sub> = 1.5 A, 20% to 63% current setting, 1% reference resistor	-10%		10%		
		I <sub>RREF</sub> = 1.5 A, 71% to 100% current setting, 1% reference resistor	-6.25%		6.25%		
PROTECTION	ON CIRCUITS				·		
	\/M       \/     O	VM falling, UVLO report	7		7.8	V	
$V_{UVLO}$	VM UVLO	VM rising, UVLO recovery	7.2		8	V	
V <sub>UVLO,HYS</sub>	Undervoltage hysteresis	Rising to falling threshold		200		mV	
V <sub>CPUV</sub>	Charge pump undervoltage	VCP falling; CPUV report		VM + 2		V	
I <sub>OCP</sub>	Overcurrent protection trip level	Current through any FET	3			Α	
t <sub>OCP</sub> (1)	Overcurrent deglitch time		1.3	1.9	2.8	μS	
t <sub>RETRY</sub>	Overcurrent retry time		1		1.6	ms	
T <sub>TSD</sub> (1)	Thermal shutdown temperature	Die temperature T <sub>J</sub>	150			°C	
T <sub>HYS</sub> (1)	Thermal shutdown hysteresis	Die temperature T <sub>J</sub>		20		°C	

SLVSDA4 – JANUARY 2017 www.ti.com

# TEXAS INSTRUMENTS

# 6.6 Indexer Timing Requirements

at  $T_A$  = -40 to 125°C,  $V_{VM}$  = 8 to 37 V (unless otherwise noted)

NO.			MIN	MAX UNIT
1	$f_{STEP}$	Step frequency	50	0 <sup>(1)</sup> kHz
2	t <sub>WH(STEP)</sub>	Pulse duration, STEP high	970	ns
3	t <sub>WL(STEP)</sub>	Pulse duration, STEP low	970	ns
4	t <sub>SU(DIR, Mx)</sub>	Setup time, DIR or USMx to STEP rising	200	ns
5	t <sub>H(DIR, Mx)</sub>	Hold time, DIR or USMx to STEP rising	200	ns

(1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load.





Figure 1. Timing Diagram

Submit Documentation Feedback



### 6.7 Typical Characteristics

Over recommended operating conditions (unless otherwise noted)



Copyright © 2017, Texas Instruments Incorporated


Submit Documentation Feedback

SLVSDA4 – JANUARY 2017 www.ti.com

# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**

Over recommended operating conditions (unless otherwise noted)





# 7 Detailed Description

#### 7.1 Overview

www.ti.com

The DRV8886 device is an integrated motor-driver solution for bipolar stepper motors. The device integrates two N-channel power MOSFET H-bridges, integrated current sense and regulation circuitry, and a microstepping indexer. The DRV8886 device can be powered with a supply voltage from 8 to 37 V and is capable of providing an output current up to 3-A peak, 2-A full-scale, or 1.4-A root mean square (rms). The actual full-scale and rms current depends on the ambient temperature, supply voltage, and PCB thermal capability.

The DRV8886 device uses an integrated current-sense architecture which eliminates the need for two external power sense resistors. This architecture removes the power dissipated in the sense resistors by using a current mirror approach and using the internal power MOSFETs for current sensing. The current regulation set point is adjusted with a standard low-power resistor connected to the RREF pin. This features reduces external component cost, board PCB size, and system power consumption.

A simple STEP/DIR interface allows for an external controller to manage the direction and step rate of the stepper motor. The internal indexer can execute high-accuracy microstepping without requiring the external controller to manage the winding current level. The indexer is capable of full step, half step, and 1/4, 1/8, 1/16 microstepping. In addition to a standard half stepping mode, a non-circular half stepping mode is available for increased torque output at higher motor RPM.

The current regulation is configurable between several decay modes. The decay mode can be selected as a fixed slow, slow-mixed, or mixed decay current regulation scheme. The slow-mixed decay mode uses slow decay on increasing steps and mixed decay on decreasing steps.

An adaptive blanking time feature automatically scales the minimum drive time with output current level. This feature helps alleviate zero-crossing distortion by limiting the drive time at low-current steps.


A torque DAC feature allows the controller to scale the output current without needing to scale the RREF reference resistor. The torque DAC is accessed using a digital input pin which allows the controller to save system power by decreasing the motor current consumption when high output torque is not required.

A low-power sleep mode is included which allows the system to save power when not actively driving the motor.

SLVSDA4 – JANUARY 2017 www.ti.com

# TEXAS INSTRUMENTS

## 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 7.3 Feature Description

Table 1 lists the recommended external components for the DRV8886 device.

Table 1. DRV8886 External Com
-------------------------------

COMPONENT	PIN 1	PIN 2	RECOMMENDED		
$C_{VM1}$	VM	GND	Two X5R or X7R, 0.01-µF, VM-rated ceramic capacitors		
$C_{VM2}$	VM	GND	Bulk, VM-rated capacitor		
C <sub>VCP</sub>	VCP	VM	X5R or X7R, 0.22-µF, 16-V ceramic capacitor		
C <sub>SW</sub>	CPH	CPL	X5R or X7R, 0.022-μF, VM-rated ceramic capacitor		
C <sub>AVDD</sub>	AVDD	GND	X5R or X7R, 0.47-µF, 6.3-V ceramic capacitor		
$C_{DVDD}$	DVDD	GND	X5R or X7R, 0.47-μF, 6.3-V ceramic capacitor		
$R_{nFAULT}$	VCC (1)	nFAULT	>4.7-kΩ resistor		
R <sub>REF</sub>	RREF	GND	Resistor to limit chopping current must be installed. See the <i>Typical Application</i> section for value selection.		

<sup>(1)</sup> VCC is not a pin on the DRV8886 device, but a VCC supply voltage pullup is required for open-drain output nFAULT; nFAULT may be pulled up to DVDD

#### 7.3.1 Stepper Motor Driver Current Ratings

Stepper motor drivers can be classified using three different numbers to describe the output current: peak, rms, and full-scale.

#### 7.3.1.1 Peak Current Rating

The peak current in a stepper driver is limited by the overcurrent protection trip threshold, I<sub>OCP</sub>. The peak current describes any transient duration current pulse, for example when charging capacitance, when the overall duty cycle is very low. In general the minimum value of I<sub>OCP</sub> specifies the peak current rating of the stepper motor driver. For the DRV8886 device, the peak current rating is 3 A per bridge.

#### 7.3.1.2 rms Current Rating

The rms (average) current is determined by the thermal considerations of the device. The rms current is calculated based on the  $R_{DS(ON)}$ , rise and fall time, PWM frequency, device quiescent current, and package thermal performance in a typical system at 25°C. The actual operating rms current may be higher or lower depending on heatsinking and ambient temperature. For the DRV8886 device, the rms current rating is 1.4 A per bridge.

#### 7.3.1.3 Full-Scale Current Rating

Copyright © 2017, Texas Instruments Incorporated

The full-scale current describes the top of the sinusoid current waveform while microstepping. Because the sinusoid amplitude is related to the rms current, the full-scale current is also determined by the thermal considerations of the device. The full-scale current rating is approximately  $\sqrt{2} \times I_{RMS}$ . The full-scale current is set by the RREF pin and the torque DAC when configuring the DRV8886 device, for details see the *Current Regulation* section. For the DRV8886 device, the full-scale current rating is 2 A per bridge.




Figure 12. Full-Scale and rms Current

SLVSDA4 – JANUARY 2017 www.ti.com

# TEXAS INSTRUMENTS

#### 7.3.2 PWM Motor Drivers

The DRV8886 device has drivers for two full H-bridges to drive the two windings of a bipolar stepper motor. Figure 13 shows a block diagram of the circuitry.




Figure 13. PWM Motor Driver Block Diagram

#### 7.3.3 Microstepping Indexer

Built-in indexer logic in the DRV8886 device allows a number of different step modes. The M1 and M0 pins are used to configure the step mode as shown in Table 2.

M1	MO	STEP MODE
0	0	Full step (2-phase excitation) with 71% current
0	1	1/16 step
1	0	1/2 step
1	1	1/4 step
0	Z	1/8 step
1	Z	Non-circular 1/2 step

**Table 2. Microstepping Settings** 

Table 3 shows the relative current and step directions for full-step through 1/16-step operation. The AOUT current is the sine of the electrical angle and the BOUT current is the cosine of the electrical angle. Positive current is defined as current flowing from the xOUT1 pin to the xOUT2 pin while driving.

At each rising edge of the STEP input the indexer travels to the next state in the table. The direction is shown with the DIR pin logic high. If the DIR pin is logic low, the sequence is reversed.

On power-up or when exiting sleep mode, keep the STEP pin logic low, otherwise the indexer advances one step.

#### **NOTE**

If the step mode is changed from full, 1/2, 1/4, 1/8, or 1/16 to full, 1/2, 1/4, 1/8, or 1/16 while stepping, the indexer advances to the next valid state for the new step mode setting at the rising edge of STEP. If the step mode is changed from or to noncircular 1/2 step the indexer goes immediately to the valid state for that mode.

The home state is an electrical angle of 45°. This state is entered after power-up, after exiting logic undervoltage lockout, or after exiting sleep mode. Table 3 lists the home state in red.

Table 3. Microstepping Relative Current Per Step (DIR = 1)

FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	1/16 STEP	ELECTRICAL ANGLE	AOUT CURRENT (%	BOUT CURRENT (%
					(DEGREES)	FULL-SCALE)	FULL-SCALE)
	1	1	1	1	0.000°	0%	100%
				2	5.625°	10%	100%
			2	3	11.250°	20%	98%
				4	16.875°	29%	96%
		2	3	5	22.500°	38%	92%
				6	28.125°	47%	88%
			4	7	33.750°	56%	83%
				8	39.375°	63%	77%
1	2	3	5	9	45.000°	71%	71%
				10	50.625°	77%	63%
			6	11	56.250°	83%	56%
				12	61.875°	88%	47%
		4	7	13	67.500°	92%	38%
				14	73.125°	96%	29%
			8	15	78.750°	98%	20%
				16	84.375°	100%	10%
	3	5	9	17	90.000°	100%	0%
				18	95.625°	100%	-10%
			10	19	101.250°	98%	-20%
				20	106.875°	96%	-29%
		6	11	21	112.500°	92%	-38%
				22	118.125°	88%	-47%
			12	23	123.750°	83%	-56%
				24	129.375°	77%	-63%
2	4	7	13	25	135.000°	71%	-71%
				26	140.625°	63%	-77%
			14	27	146.250°	56%	-83%
				28	151.875°	47%	-88%
		8	15	29	157.500°	38%	-92%
				30	163.125°	29%	-96%
			16	31	168.750°	20%	-98%
				32	174.375°	10%	-100%
	5	9	17	33	180.000°	0%	-100%
				34	185.625°	-10%	-100%
			18	35	191.250°	-20%	-98%
				36	196.875°	-29%	-96%
		10	19	37	202.500°	-38%	-92%
				38	208.125°	-47%	-88%

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

#### Table 3. Microstepping Relative Current Per Step (DIR = 1) (continued)

FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	1/16 STEP	ELECTRICAL ANGLE (DEGREES)	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)
			20	39	213.750°	-56%	-83%
				40	219.375°	-63%	-77%
3	6	11	21	41	225.000°	-71%	-71%
				42	230.625°	-77%	-63%
			22	43	236.250°	-83%	-56%
				44	241.875°	-88%	-47%
		12	23	45	247.500°	-92%	-38%
				46	253.125°	-96%	-29%
			24	47	258.750°	-98%	-20%
				48	264.375°	-100%	-10%
	7	13	25	49	270.000°	-100%	0%
				50	275.625°	-100%	10%
			26	51	281.250°	-98%	20%
				52	286.875°	-96%	29%
		14	27	53	292.500°	-92%	38%
				54	298.125°	-88%	47%
			28	55	303.750°	-83%	56%
				56	309.375°	-77%	63%
4	8	15	29	57	315.000°	-71%	71%
				58	320.625°	-63%	77%
			30	59	326.250°	-56%	83%
				60	331.875°	-47%	88%
		16	31	61	337.500°	-38%	92%
				62	343.125°	-29%	96%
			32	63	348.750°	-20%	98%
				64	354.375°	-10%	100%
	1	1	1	1	360.000°	0%	100%

Table 4 shows the noncircular 1/2–step operation. This stepping mode consumes more power than circular 1/2-step operation, but provides a higher torque at high motor rpm.

Table 4. Non-Circular 1/2-Stepping Current

NON-CIRCULAR 1/2-STEP	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
1	0	100	0
2	100	100	45
3	100	0	90
4	100	-100	135
5	0	-100	180
6	-100	-100	225
7	-100	0	270
8	-100	100	315

#### 7.3.4 Current Regulation

The current through the motor windings is regulated by an adjustable, fixed-off-time PWM current-regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the supply voltage, inductance of the winding, and the magnitude of the back EMF present. When the current hits the current regulation threshold, the bridge enters a decay mode for a fixed  $20~\mu s$ , period of time to decrease the current. After the off time expires, the bridge is re-enabled, starting another PWM cycle.




Figure 14. Current Chopping Waveform

The PWM regulation current is set by a comparator which monitors the voltage across the current sense MOSFETs in parallel with the low-side power MOSFETs. The current sense MOSFETs are biased with a reference current that is the output of a current-mode sine-weighted DAC whose full-scale reference current is set by the current through the RREF pin. An external resistor is placed from the RREF pin to GND to set the reference current. In addition, the TRQ pin can further scale the reference current.

Use Equation 1 to calculate the full-scale regulation current.

$$I_{FS} (A) = \frac{A_{RREF} (kA\Omega)}{RREF (k\Omega)} \times TRQ (\%) = \frac{30 (kA\Omega)}{RREF (k\Omega)} \times TRQ (\%)$$
(1)

For example, if a 30-k $\Omega$  resistor is connected to the RREF pin, the full-scale regulation current is 1 A (TRQ at 100%).

The TRQ pin is the input to a DAC used to scale the output current. Table 5 lists the current scalar value for different inputs.

Table 5. Torque DAC Settings

TRQ	CURRENT SCALAR (TRQ)
0	100%
Z	75%
1	50%

SLVSDA4 – JANUARY 2017 www.ti.com

# TEXAS INSTRUMENTS

#### 7.3.5 Controlling RREF With an MCU DAC

In some cases, the full-scale output current may need to be changed between many different values, depending on motor speed and loading. The reference current of the RREF pin can be adjusted in the system by tying the RREF resistor to a DAC output instead of GND.

In this mode of operation, as the DAC voltage increases, the reference current decreases and therefore the full-scale regulation current decreases as well. For proper operation, the output of the DAC should not rise above  $V_{RREF}$ .




Figure 15. Controlling RREF With a DAC Resource

Use Equation 2 to calculate the full-scale regulation current as controlled by a controller DAC.

$$I_{FS} (A) = \frac{A_{RREF} (kA\Omega) \times \left[ V_{RREF} (V) - V_{DAC} (V) \right]}{V_{RREF} (V) \times RREF (k\Omega)} \times TRQ (\%)$$
(2)

For example, if a 20-k $\Omega$  resistor is connected from the RREF pin to the DAC, and the DAC outputs 0.74 V, the chopping current is 600 mA (TRQ at 100%)

The RREF pin can also be adjusted using a PWM signal and low-pass filter.




Figure 16. Controlling RREF With a PWM Resource

#### 7.3.6 Decay Modes

www.ti.com

The DRV8886 decay mode is selected by setting the quad-level DECAY pin to the voltage range listed in Table 6. The decay mode setting can be modified during device operation.

DECAY	INCREASING STEPS	DECREASING STEPS
100 mV Can be tied to ground	Slow decay	Mixed decay: 30% fast
300 mV, 15 k $\Omega$ to GND	Mixed decay: 30% fast	Mixed decay: 30% fast
1 V, 45 kΩ to GND	Mixed decay: 60% fast	Mixed decay: 60% fast
2.9 V Can be tied to DVDD	Slow decay	Slow decay

Figure 17 defines increasing and decreasing current. For the slow-mixed decay mode, the decay mode is set as slow during increasing current steps and mixed decay during decreasing current steps. In full step mode the decreasing steps decay mode is always used. In noncircular 1/2-step mode the increasing step decay mode is used after a level transition (0% to 100% and 0% to -100%). When the level transition is to a similar level (100% to 100% and -100% to -100%), the decreasing step decay mode is used.




Figure 17. Definition of Increasing and Decreasing Steps

SLVSDA4-JANUARY 2017 www.ti.com

# **NSTRUMENTS**

#### 7.3.6.1 Mode 1: Slow Decay for Increasing Current, Mixed Decay for Decreasing Current




Figure 18. Slow-Mixed Decay Mode

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of the t<sub>OFF</sub> time. In this mode, mixed decay only occurs during decreasing current. Slow decay is used for increasing current.

This mode exhibits the same current ripple as slow decay for increasing current because for increasing current, only slow decay is used. For decreasing current, the ripple is larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay will settle to the new I<sub>TRIP</sub> level faster than slow decay.

Submit Documentation Feedback

◆ t<sub>FAST</sub> ◆



### 7.3.6.2 Mode 2: Mixed Decay for Increasing and Decreasing Current




Figure 19. Mixed-Mixed Decay Mode

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of  $t_{OFF}$ . In this mode, mixed decay occurs for both increasing and decreasing current steps.

This mode exhibits ripple larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay settles to the new I<sub>TRIP</sub> level faster than slow decay.

In cases where current is held for a long time (no input in the STEP pin) or at very low stepping speeds, slow decay may not properly regulate current because no back-EMF is present across the motor windings. In this state, motor current can rise very quickly, and requires an excessively large off-time. Increasing or decreasing mixed decay mode allows the current level to stay in regulation when no back-EMF is present across the motor windings.

SLVSDA4-JANUARY 2017 www.ti.com

# **NSTRUMENTS**

#### 7.3.6.3 Mode 3: Slow Decay for Increasing and Decreasing Current




Figure 20. Slow-Slow Decay Mode

During slow decay, both of the low-side MOSFETs of the H-bridge are turned on, allowing the current to be recirculated.

Slow decay exhibits the least current ripple of the decay modes for a given  $t_{\text{OFF}}$ . However, on decreasing current steps, slow decay takes a long time to settle to the new I<sub>TRIP</sub> level because the current decreases very slowly.

Submit Documentation Feedback



#### 7.3.7 Blanking Time

After the current is enabled in an H-bridge, the current sense comparator is ignored for a period of time ( $t_{BLANK}$ ) before enabling the current-sense circuitry. The blanking time also sets the minimum drive time of the PWM. Table 7 shows the blanking time based on the sine table index and the torque DAC setting. The torque DAC index is not the same as one step as given in Table 3.

Table 7. Adaptive Blanking Time over Torque DAC and Microsteps

t<sub>blank</sub> = 1.5 μs t<sub>blank</sub> = 1 μs

CINE INDEV	TORQUE DAC (TRQ)					
SINE INDEX	100%	75%	50%			
16	100%	75%	50%			
15	98%	73.5	49%			
14	96%	72%	48%			
13	92%	69%	46%			
12	88%	66%	44%			
11	83%	62.3%	41.5%			
10	77%	57.8%	38.5%			
9	71%	53.3%	35.5%			
8	63%	47.3%	31.5%			
7	56%	42%	28%			
6	47%	35.3	23.5%			
5	38%	28.5	19%			
4	29%	21.8%	14.5%			
3	20%	15%	10%			
2	10%	7.5%	5%			
1	0%	0%	0%			

SLVSDA4 – JANUARY 2017 www.ti.com

# TEXAS INSTRUMENTS

#### 7.3.8 Charge Pump

A charge pump is integrated to supply a high-side N-channel MOSFET gate-drive voltage. The charge pump requires a capacitor between the VM and VCP pins to act as the storage capacitor. Additionally a ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.




Figure 21. Charge Pump Block Diagram

Submit Documentation Feedback

#### 7.3.9 Linear Voltage Regulators

An linear voltage regulator is integrated into the DRV8886 device. The DVDD regulator can be used to provide a reference voltage. For proper operation, bypass the DVDD pin to GND using a ceramic capacitor.

The DVDD output is nominally 3.3 V. When the DVDD LDO current load exceeds 1 mA, the output voltage drops significantly.

The AVDD pin also requires a bypass capacitor to GND. This LDO is for DRV8886 internal use only.




Figure 22. Linear Voltage Regulator Block Diagram

If a digital input must be tied permanently high (that is, Mx, DECAY or TRQ), tying the input to the DVDD pin instead of an external regulator is preferred. This method saves power when the VM pin is not applied or in sleep mode: the DVDD regulator is disabled and current does not flow through the input pulldown resistors. For reference, logic level inputs have a typical pulldown of 100 k $\Omega$ , and tri-level inputs have a typical pulldown of 60 k $\Omega$ .

#### 7.3.10 Logic and Multi-Level Pin Diagrams

Figure 23 shows the input structure for the logic-level pins STEP, DIR, ENABLE, nSLEEP, and M1.




Figure 23. Logic-Level Input Pin Diagram

The tri-level logic pins, M0 and TRQ, have the structure shown in Figure 24.

SLVSDA4 – JANUARY 2017 www.ti.com




Figure 24. Tri-Level Input Pin Diagram

The quad-level logic pin, DECAY, has the structure shown in Figure 25.




Figure 25. Quad-Level Input Pin Diagram

#### 7.3.11 Protection Circuits

The DRV8886 device is fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events.

#### 7.3.11.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the VM undervoltage-lockout threshold voltage ( $V_{UVLO}$ ), all MOSFETs in the H-bridge are disabled, the charge pump is disabled, the logic is reset, and the nFAULT pin is driven low. Operation resumes when the VM voltage rises above the  $V_{UVLO}$  threshold. The nFAULT pin is released after operation resumes. Decreasing the VM voltage below this undervoltage threshold resets the indexer position.

#### 7.3.11.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the charge-pump undervoltage-lockout threshold voltage  $(V_{CPUV})$ , all MOSFETs in the H-bridge are disabled and the nFAULT pin is driven low. Operation resumes when the VCP voltage rises above the  $V_{CPUV}$  threshold. The nFAULT pin is released after operation resumes.

#### 7.3.11.3 Overcurrent Protection (OCP)

An analog current-limit circuit on each MOSFET limits the current through the MOSFET by removing the gate drive. If this analog current limit persists for longer than  $t_{\rm OCP}$ , all MOSFETs in the H-bridge are disabled and the nFAULT pinis driven low.

The driver is re-enabled after the OCP retry period ( $t_{RETRY}$ ) has passed. The nFAULT pin becomes high again at after the retry time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes and nFAULT remains deasserted.

#### 7.3.11.4 Thermal Shutdown (TSD)

If the die temperature exceeds  $T_{TSD}$  level, all MOSFETs in the H-bridge are disabled and the nFAULT pin is driven low. When the die temperature falls below the  $T_{TSD}$  level, operation automatically resumes. The nFAULT pin is released after operation resumes.

**Table 8. Fault Condition Summary** 

FAULT	CONDITION	ERROR REPORT	H-BRIDGE	CHARGE PUMP	INDEXER	DVDD	AVDD	RECOVERY
VM undervoltage (UVLO)	VM < V <sub>UVLO</sub> (max 7.8 V)	nFAULT	Disabled	Disabled	Disabled	Operating	Disabled	VM > V <sub>UVLO</sub> (max 8 V)
VCP undervoltage (CPUV)	VCP < V <sub>CPUV</sub> (typ VM + 2 V)	nFAULT	Disabled	Operating	Operating	Operating	Operating	$VCP > V_{CPUV}$ (typ VM + 2.7 V)
Overcurrent (OCP)	I <sub>OUT</sub> > I <sub>OCP</sub> (min 3 A)	nFAULT	Disabled	Operating	Operating	Operating	Operating	t <sub>RETRY</sub>
Thermal shutdown (TSD)	T <sub>J</sub> > T <sub>TSD</sub> (min 150°C)	nFAULT	Disabled	Operating	Operating	Operating	Operating	$T_{J} < T_{TSD} - $ $T_{HYS}$ $(T_{HYS} \text{ typ } 20^{\circ}\text{C})$

#### 7.4 Device Functional Modes

The DRV8886 device is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled, the H-bridge MOSFETs are disabled Hi-Z, and the regulators are disabled.

#### NOTE

The t<sub>SLEEP</sub> time must elapse after a falling edge on the nSLEEP pin before the device is in sleep mode. The DRV8886 device is brought out of sleep mode automatically if nSLEEP is brought logic high.

The t<sub>WAKE</sub> time must elapse before the outputs change state after wake-up.

TI recommends to keep the STEP pin logic low when coming out of nSLEEP or when applying power.

If the ENABLE pin is brought logic low, the H-bridge outputs are disabled, but the internal logic is still active. A rising edge on STEP advances the indexer, but the outputs do not change state until the ENABLE pin is asserted.

Table 9 lists a summary of the functional modes.

**Table 9. Functional Modes Summary** 

CONDITION		H-BRIDGE	CHARGE PUMP	INDEXER	DVDD	AVDD
Operating	8 V < VM < 40 V nSLEEP pin = 1 ENABLE pin = 1	Operating	Operating	Operating	Operating	Operating
Disabled	8 V < VM < 40 V nSLEEP pin = 1 ENABLE pin = 0	Disabled Operating		Operating	Operating	Operating
Sleep mode	8 V < VM < 40 nSLEEP pin = 0	Disabled	Disabled	Disabled	Disabled	Disabled
	VM undervoltage (UVLO)	Disabled	Disabled	Disabled	Operating	Disabled
Fault encountered	VCP undervoltage (CPUV)	Disabled	Operating	Operating	Operating	Operating
	Overcurrent (OCP)	Disabled	Operating	Operating	Operating	Operating
	Thermal Shutdown (TSD)	Disabled	Operating	Operating	Operating	Operating

SLVSDA4 – JANUARY 2017 www.ti.com



#### 8 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The DRV8886 device is used in bipolar stepper control.

#### 8.2 Typical Application

The following design procedure can be used to configure the DRV8886 device.



Copyright © 2017, Texas Instruments Incorporated

Figure 26. Typical Application Schematic

#### 8.2.1 Design Requirements

Table 10 lists the design input parameters for system design.

**Table 10. Design Parameters** 

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VM	24 V
Motor winding resistance	$R_{L}$	2.6 Ω/phase
Motor winding inductance	LL	1.4 mH/phase
Motor full step angle	$\theta_{\sf step}$	1.8°/step
Target microstepping level	n <sub>m</sub>	1/8 step
Target motor speed	V	120 rpm
Target full-scale current	I <sub>FS</sub>	2 A

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8886 device requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency  $f_{\text{step}}$  must be applied to the STEP pin.

If the target motor speed is too high, the motor does not spin. Make sure that the motor can support the target speed.

Use Equation 3 to calculate  $f_{\text{step}}$  for a desired motor speed (v), microstepping level (n<sub>m</sub>), and motor full step angle ( $\theta_{\text{step}}$ ).

$$f_{\text{step}} \text{ (steps/s)} = \frac{\text{v (rpm)} \times 360 (^{\circ}/\text{rot})}{\theta_{\text{step}} (^{\circ}/\text{step}) \times n_{\text{m}} \text{ (steps/microstep)} \times 60 \text{ (s/min)}}$$
(3)

The value of  $\theta_{\text{step}}$  can be found in the stepper motor data sheet, or written on the motor.

For the DRV8886 device, the microstepping level is set by the Mx pins and can be any of the settings listed in Table 11. Higher microstepping results in smoother motor motion and less audible noise, but increases switching losses and requires a higher  $f_{\text{step}}$  to achieve the same motor speed.

16	Table 11. Microstepping indexer dettings									
M1	M1 M0 STEP MOI									
0	0	Full step (2-phase excitation) with 71% current								
0	1	1/16 step								
1	0	1/2 step								
1	1	1/4 step								
0	Z	1/8 step								
1	7	Non-circular 1/2 sten								

**Table 11. Microstepping Indexer Settings** 

For example, the motor is 1.8°/step for a target of 120 rpm at 1/8 microstep mode.

$$f_{\text{step}} \text{ (steps/s)} = \frac{120 \text{ rpm} \times 360^{\circ}/\text{rot}}{1.8^{\circ}/\text{step} \times 1/8 \text{ steps/microstep} \times 60 \text{ s/min}} = 3.2 \text{ kHz}$$
(4)

#### 8.2.2.2 Current Regulation

In a stepper motor, the full-scale current ( $I_{FS}$ ) is the maximum current driven through either winding. This quantity depends on the RREF resistor and the TRQ setting. During stepping,  $I_{FS}$  defines the current chopping threshold ( $I_{TRIP}$ ) for the maximum current step.

$$I_{FS}(A) = \frac{A_{RREF}(kA\Omega)}{RREF(k\Omega)} = \frac{30(kA\Omega) \times TRQ\%}{RREF(k\Omega)}$$
(5)

#### **NOTE**

The  $I_{FS}$  current must also follow Equation 6 to avoid saturating the motor. VM is the motor supply voltage, and  $R_L$  is the motor winding resistance.

$$I_{FS}(A) < \frac{VM(V)}{R_L(\Omega) + 2 \times R_{DS(ON)}(\Omega)}$$
 (6)


#### 8.2.2.3 Decay Modes

The DRV8886 device supports three different decay modes: slow decay, slow-mixed decay, and all mixed decay. The current through the motor windings is regulated using an adjustable fixed-time-off scheme which means that after any drive phase, when a motor winding current has hit the current chopping threshold ( $I_{TRIP}$ ), the DRV8886 places the winding in one of the three decay modes for  $I_{OFF}$ . After  $I_{OFF}$ , a new drive phase starts.

The blanking time,  $t_{BLANK}$ , defines the minimum drive time for the PWM current chopping.  $I_{TRIP}$  is ignored during  $t_{BLANK}$ , so the winding current may overshoot the trip level.

# TEXAS INSTRUMENTS

#### 8.2.3 Application Curves





#### 9 Power Supply Recommendations

The DRV8886 device is designed to operate from an input voltage supply (VM) range from 8 V to 37 V. A 0.01µF ceramic capacitor rated for VM must be placed at each VM pin as close to the DRV8886 device as possible. In addition, a bulk capacitor must be included on VM.

#### 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The power supply's capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.




Figure 31. Example Setup of Motor Drive System With External Power Supply

### 10 Layout

#### 10.1 Layout Guidelines

The VM pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01  $\mu$ F rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

The VM pin must be bypassed to ground using a bulk capacitor rated for VM. This component can be an electrolytic capacitor.

A low-ESR ceramic capacitor must be placed between the CPL and CPH pins. A value of 0.022 µF rated for VM is recommended. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed between the VM and VCP pins. A value of 0.22 µF rated for 16 V is recommended. Place this component as close to the pins as possible.

Bypass the AVDD and DVDD pins to ground with a low-ESR ceramic capacitor rated 6.3 V. Place this bypass capacitor as close to the pin as possible.

#### 10.2 Layout Example




Figure 32. Layout Recommendation

## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Calculating Motor Driver Power Dissipation
- Current Recirculation and Decay Modes
- Industrial Motor Drive Solution Guide
- PowerPAD™ Made Easy
- PowerPAD™ Thermally Enhanced Package
- Understanding Motor Driver Current Ratings

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

5-Feb-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
DRV8886PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8886	Samples
DRV8886PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8886	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

5-Feb-2017

In no event shall TI's liabili	ity arising out of such information	exceed the total purchase	price of the TI part(s) at issue	in this document sold by	TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jan-2017


### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8886PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 28-Jan-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8886PWPR	HTSSOP	PWP	24	2000	367.0	367.0	38.0	

PWP (R-PDSO-G24)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-29/AO 01/16

NOTE: A. All linear dimensions are in millimeters


B Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.